SHOrt voltage elevation (SHOVE) test for weak CMOS ICs

نویسندگان

  • Jonathan T.-Y. Chang
  • Edward J. McCluskey
چکیده

A stress procedure for reliability screening, SHOrt Voltage Elevation (SHOVE) test, is analyzed here. During SHOVE, test vectors are run at higher-than-normal supply voltage for a short period. Functional tests and IDDQ tests are then performed at the normal voltage. This procedure is effective in screening oxide thinning, which occurs when the oxide thickness of a transistor is less than expected, as well as via defects. The stress voltage of SHOVE testing should be set such that the electric field across an oxide is approximately 6MV/cm. The stress time can be calculated by using the “effective oxide thinning” model. We will also discuss the requirements on input vectors for stressing complementary CMOS logic gates and CMOS domino logic gates efficiently.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MINVDD Testing for Weak CMOS ICs

A weak chip is one that contains flaws – defects that do not interfere with correct circuit operation at normal conditions but may cause intermittent or early-life failures. MINVDD testing can detect weak CMOS chips. The minvdd of a chip is the minimum supply voltage value at which a chip can function correctly. It can be used to differentiate between good chips and weak chips. In the first par...

متن کامل

Test Circuit for Vectorless Open Lead Detection of CMOS ICs

In this paper, a test circuit for a test method is proposed, with which open leads of CMOS logic ICs are detected without generating test input vectors. Open leads are detected by means of supply current of the test circuit that flows when an AC voltage signal is provided to targeted leads with test probes as a stimulus. It is examined by some experiments whether open leads will be detected wit...

متن کامل

An Automatic Test Environment for Microelectronics Education and Research

An automatic test environment (ATE) based on a PSoC has been developed to perform electrical characterization of integrated circuits (ICs). The ICs are designed for academic and research purposes as part of the Electronic Design graduate program at CINVESTAV-Guadalajara Unit; these ICs are manufactured in standard N-well, 5-V, 1.5μm/0.5μm CMOS technologies. The ATE offers programmable capabilit...

متن کامل

UWB Mixer improvement with Regulated Voltage Source

This paper presents a design of an UWB downconversion integrated CMOS resistive ring mixer with Linear Voltage Regulator (LVR), to supply required biasing voltages for the mixer section. The designed mixer circuit has been optimized for using in heart rate extraction system with microwave Doppler radar at 2.4GHz frequency. This mixer needs 2 DC bias voltages equal to 0.5 and 1 volts for its bes...

متن کامل

Time and Frequency Domain Transient Signal Analysis for Defect Detection in CMOS Digital ICs

James F. Plusquellic*, Donald M. Chiarulli@ and Steven P. Levitan+ *Department of CSEE, University of Maryland, Baltimore County @Department of Computer Science, University of Pittsburgh +Department of Electrical Engineering, University of Pittsburgh Abstract A novel approach to testing CMOS digital circuits is presented that is based on an analysis of voltage transients at multiple test points...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997